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Abstract
Shared memory multiprocessors require reconfigurable interconnection networks (INs) for scal-
ability. These INs are reconfigured by an IN control unit. However, these INs are often plagued by
undesirable reconfiguration time that is primarily due to control latency, the amount of time delay
that the control unit takes to decide on a desired new IN configuration. To reduce control latency,
a trainable prediction unit (PU) was devised and added to the IN controller. The PU’s job is to
anticipate and reduce control configuration time, the major component of the control latency.
Three different on-line prediction techniques were tested to learn and predict repetitive memory
access patterns for three typical parallel processing applications, the2-D r laxation algorithm,
matrix multiply andFast Fourier Transform. The predictions were then used by a routing control
algorithm to reduce control latency by configuring the IN to provide needed memory access paths
before they were requested. Three prediction techniques were used and tested: 1). a Markov pre-
dictor, 2). a linear predictor and 3). a time delay neural network (TDNN) predictor. As expected,
different predictors performed best on different applications, however, the TDNN produced the
best overall results.
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1 Introduction
Large scale multiprocessor systems will require low-cost, highly-scalable, and dynamically
reconfigurable interconnection networks (INs) [Siegel90]. Such INs offer a limited number of
communication channels that are configured on demand to satisfy required processor-memory
accesses. In this demand driven environment, a processor accessing a memory module makes a
request to an IN controller to establish a path (reconfigure the IN) that satisfies the processor’s
request. The controller is used to optimize the required IN configuration based on the set of cur-
rent processor requests. Hence, the end-to-end latency incurred by such INs can be characterized
by three components:control time, which is the time needed to determine the new IN configura-
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tion and to physically establish the paths in the IN;launch time, the time to transmit the data into
the IN; andfly time, the time needed for the message to travel through the IN to its final destina-
tion (Figure 1). Launch time can be reduced by using high bandwidth opto-electronic INs, and fly
time is relatively insignificant in such an environment since the end-to-end distances are relatively
short. Therefore, control time dominates the communication latency. However, in a multiproces-
sor system executing a parallel scientific application, the memory-access requests made by the
processors follow a repetitive pattern based on the application. Compilers can analyze an applica-
tion and attempt to predict its access patterns [Gornish90], but often the pattern is dynamic and
thus hard to predict. The goal of this work is to employ a technique that learns these patterns on-
line, predicts the processor requests, and performs IN configuration prior to the requests being
issued, thus hiding the control latency. The effect is a significant reduction in the communications
latency for multiprocessor systems.
Learning methods have been applied in various areas of computing and communication systems.
For instance, neural networks have been applied to learn both network topology and traffic pat-
terns for routing and control of communication networks [Fritsch91, Jensen90, Thomopoulos91].
Recent work on using neurocomputing in high speed communication networks was the subject of
a special issue ofCommunications [Habib95]. Other applications of neural networks are for the
control of switching elements of a multistage interconnection network for parallel computers
[Funabiki93, Giles95] and for learning the structure of interconnection networks [Goudreau95].
For multicomputer systems, genetic algorithms have been applied as a distributed task scheduling
technique [Wang95]. Solutions to the problem of mapping parallel programs onto multicomputer
systems to provide load balancing and minimize interprocessor communication have been pro-
posed using genetic algorithms [Seredynski94] and self organizing maps [Dormans95] as well as
variants of the Growing Cell Structures network [Tumuluri96]. In uniprocessor environments, Sti-
gal et. al. [Stigal91] propose a neural network cache replacement algorithm. Their technique pre-
dicts which cache block will be accessed furthest in the future and therefore should be replaced,
thus lowering the cache miss rate. In general, the literature on machine learning in computing and
communication systems has focused on how these techniques can be used to identify patterns of
communication in order to optimize the control of these systems.
The focus of this work is to study how three on-line learning methods perform at predicting pro-
cessor-memory access patterns in a multiprocessor environment. We use a Markov predictor, a
linear predictor and a time-delay neural network (TDNN) to learn and predict the memory access
patterns of three parallelized scientific applications: a2-D relaxation algorithm, amatrix multiply,
and a1-D FFT. The next section presents the environment of our experiment where we describe a
shared memory multiprocessor model employing prediction units (PUs). In section 3, we describe
the three prediction methods used and in section 4 we present experimental results of the predic-
tors. The final section interprets our results and discusses future directions of research.
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2 Multiprocessor Model
Shared memory parallel computers are commonly referred to asmultiprocessor systems [Bell85,
Kumar94]. Our shared memory multiprocessor (SMM) system consists of 8 processors (P0-P7),
32 memory modules (M0-M31), a reconfigurable IN and an IN controller (Figure 2). This SMM
model uses a state-sequence router [Chiarulli94] as the reconfigurable interconnection network
controller. In addition, we use a SMM simulator which allows us to record the memory access
traces of parallel applications.
In such systems withN processors andK memory modules, the reconfigurable IN can be config-
ured to achieve any of theN✕K possiblepathsbetween a processor and a memory module; how-
ever, it can only provide a subset of these paths at any given time. A group of compatible (non-
blocking) paths are called an INconfiguration or astate. Because of contention for paths, the IN
must be dynamically reconfigured to satisfy the set of current processor-memory accesses. This
SMM model employs an IN control system based on thes ate sequence routing (SSR) paradigm
[Chiarulli94] which takes advantage of the locality characteristics exhibited in memory access
patterns [Johnson92] and reconfigures the network through a fixed set of configurations in a repet-
itive manner. The IN controller, used for state sequence routing, consists of atate generator
which is controlled by astate transformer. The state generator maintains a collection of configu-
rations, called astate sequence and periodically reconfigures the IN with a new configuration
from the set. Specifically, the state sequence is maintained in a cyclic shift register of lengthk as
shown in Figure 2. With each register shift, an IN configuration is broadcast to the processors,
memory modules, and switching elements of the IN. The state sequence router exploits the mem-
ory access locality inherent in these patterns by re-using the sequence of states. The state trans-
former is responsible for determining the set of configurations contained within the state
generator based on processor requests. A processor that needs to access a memory module issues
a fault (or request) to the state transformer only if the current state sequence does not already
include the required path to a memory module. In response, the state transformer adds the
required path to the state sequence by removing the least recently used path.
Using SSR the average control latency,L, incurred by each access can be shown to be:
(1)
wherep is the probability of a fault,k is the sequence length, andf is the fault service time. If a
processor needs a path and it exists in the state sequence, there is no fault issued and the latency is
just the time for the path to come around in the sequence which on an average isk/2. However if
the path does not exist afterk broadcasts, the processor issues a fault which must be serviced
before the memory access can occur. The SSR based IN controller needs only to establish the ini-
tial paths and respond to the changes in the memory access pattern; it is not required to respond to
individual memory access requests.
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Our goal is to employ a technique that reduces the probability of a fault by predicting changes in
memory access patterns and informing the controller of a needed transformation before a fault
occurs. Thus, the controller will transform the state sequence to include the soon-to-be-needed
path, avoiding the latency incurred by the fault. As shown in Figure 2, a prediction unit (PU) is
used to learn the access pattern of each processor. The predictions made by the PU are used as
hints by the SSR while routing the memory accesses. Since, processor-memory access patterns
change dynamically and thus can be modeled as a time series, for this preliminary investigation,
we chose to study three simple on-line time series prediction methods: a Markov predictor, a lin-
ear predictor and a TDNN [Sakr95a].
3 Prediction Method Experiments
To evaluate the performance of various prediction methods, we test how well each technique can
predict the next memory access pattern as the SMM executes three typical parallelized scientific
applications. The first application is a parallel (32✕ ) 2-D grid-based temperature propagation/
relaxation algorithm; the second application is a repetitive (24✕1 • 12✕24) matrix multiply pro-
gram; the third is the memory access pattern generated from a repetitive 1D Fast Fourier Trans-
form (FFT) of a 16 sample vector.
Each experiment consists of three distinct phases: First, using the shared memory multiprocessor
(SMM) simulator, we generate the memory accesses of a parallel program assuming fixed latency
in the IN and memory modules. Using the raw memory accesses generated by the SMM simula-
tor, we extract the sequence of memory accesses of a single processor. This memory access is rep-
resented differently depending on the predictor used. For each experiment we use the 32 memory
module access pattern of a single processor, these patterns are shown in Figures 5a, 6a, and 7a.
The applications are symmetrically partitioned to execute the same code on all processors while
each processor uses different parts of the data [Sakr95b]. Hence, the access patterns of all other
processors are very similar to the one used. Second, we use the processor’s memory access pat-
terns as input to the PU to perform on-line training and one-step ahead prediction of the next
memory access. Third, we evaluate the predictions by simulating the multiprocessor behavior
with and without the predictions and monitor the number of faults incurred. For each of the exper-
iments we use a relatively short state sequence length (k). As can be seen from Equation 1, the
optimum sequence length,k, is a trade off between increasingk to reduce faults, and keepingk
small to reduce waiting time. The values ofk were chosen to minimize the faults for these appli-
cations, for the non-predictive case. We tested using the best 1, 2, 3 and 4 predictions as hints to
the SSR controller. The three prediction methods tested are considered appropriate for this
dynamic system since the training and prediction is performed on-line.
3.1 Markov Predictor
There are many ways one could consider using a Markov predictor [Isaacson76]. We consider
both a first and second order predictor which calculates the conditional probabilityp of accessing
memory moduleMi given processorPk has just accessed memory moduleMj, i.e. p(Mi|Mj;Pk).
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Similarly, for the second order, we calculatep(Mi|Mj,Mq;Pk) where the conditional probability is
conditioned on processorPk previously accessing memory moduleMq, thenMj. Since in this
model we use one PU per processor, the input of the Markov prediction unit is the temporal
sequence depicting the memory access pattern of a processor (Figure 3). The probabilities are
stored in a probability transition matrix. For the first order predictor, probabilitypij corresponds to
the probability of accessing memory modulei if the processor is currently accessing memory
modulej. Similarly for the second order predictor,pi(jq) corresponds to the probability of access-
ing memory modulei if the processor is currently accessing memory modulej aft r completing an
access to memory moduleq. Each entry in the transition matrix is updated and normalized on-line
as the application execution proceeds. For example, in the first order Markov predictor of proces-
sor P0, the probability of processorP0 going fromM1 to M2 at time stept is calculated as the
number of transitionsP0 has performed fromM1 to M2 divided by the total number of timesP0
has accessedM1 from time 0 to time t. The number of parameters needed for the first order
Markov predictor is 1024 probabilities while the number of parameters for the second order
Markov is 32K probabilities. However, both first and second order predictors update 32 probabil-
ities on-line with every access since the next access could go to one of 32 memory modules. At
any given time, the non-zero probabilities are used as the predictions given as hints to the state
sequence router. However, the number of non-zero probabilities could be up to 32, therefore, a
fixed number of the most likely predictions is specified. We tested using the highest 1, 2, 3, and 4
probabilities as predictions. Table 1 shows the percentage of faults eliminated by the first and sec-
ond order Markov predictors while varying the number of predictions used as hints to the state
sequence router and the size of the state sequence (k). The negative values in all tables indicate
that incorrect predictions are inserted in the state sequence, impairing performance. The shad-
owed cells are the parameter settings that produce the best results for each access pattern. These
results are discussed in more detail in the results section and depicted in Figures 5c, 6c, and 7c
where we compare the performance of the Markov predictor to that of the Linear and TDNN.
3.2 Linear Predictor
For the Linear PU, the input data is transformed from a processor’s raw 32 memory module traces
into a sequence of 32 bit binary vectors [Sakr95b]. Theith component of the binary vector is set to
1 when an access to theith memory module takes place. All other values in that vector are set to
zero, this data encoding is shown in Figure 4.
For each value in the binary symbol vector we use a next step linear predictor which attempts to
predict the next access based on a linear combination of all the values in the vector and their his-
tory. Since there are 32 memory modules (1✕32 access vector) in the system tested, we use 32 lin-
ear predictors that predict the next access vector in parallel. In order to compare the results of this
predictor with that of the TDNN we use one bias weight for each output value, hence the Linear
predictor is actually an affine predictor [HechtN91]:
6
i = 1,2,…32; l = 1,5,10 (2)
where  is a binary vector of dimension 32,xi denotes thei
th component and  is the prediction.
Since we are implementing one-step-ahead prediction, the Linear predictor takes as input the cur-
rent binary vector and the pastl history vectors and attempts to predict the vector  at the next
time step (Equation 2). We tested the performance of the Linear predictor usingl = 1, 5, and 10
past vectors. Therefore, the number of inputs for the three Linear predictors tested are 64, 192,
352 (32 × (l + 1)) and the number of coefficients (weights) to update at each time step is 2080,
6176, 11296 respectively. The learning algorithm is a simple on-line gradient descent algorithm
using the following adaptivel arning rate [Maggini94], starting value is set to 0.01:
if (present error - previous error > previous error× allowed % increment [default 10%]){
reduce learning rate (multiply by a decrease factor < 1 [default 0.5])
and move back in the weight space to the previous point}
else {
keep the updated weights and increase the learning rate
(multiply by an increase factor > 1 [default 1.1])}
The algorithm is performed on-line, so we make only one pass through the data. Furthermore, the
outputs (predictions) with values > 0.5 of which the largest values are selected as the predictions
which are passed along to the state sequence router as hints. We tested using 1, 2, 3 or 4 predic-
tions as hints to the SSR controller. Table 2 shows the percentage of faults eliminated for all the
parameters explored. Again, the shadowed cells are the parameter settings that produce the best
performance of the Linear predictor, these results are depicted in Figures 5d, 6d, and 7d.
3.3 Time Delay Neural Network
The data encoding of the memory accesses for the TDNN is the same as that of the Linear predic-
tor which is shown in Figure 4. Again, since we are implementing one-step-ahead prediction, the
TDNN takes as input the current binary vector and attempts to predict the access vector at the next
time step [Sakr96]. Therefore there are 32 inputs and 32 outputs for the network. For each input,
we experiment with a tapped delay line of length 1, 5 or 10. The total number of inputs to the
MLP section of the TDNN is 64, 192, 352 derived from (32✕ (1 input + # taps)). We tested the
performance of the TDNN using a single hidden layer of size 10, 20 and 30 neurons. Every output
node has an additional bias weight, we use tapped delay lines of sizes 1, 5 and 10. This gives
1002, 2282, 3882 total weights for the TDNN with 10 nodes in the hidden layer; 1972, 4532, 7732
total weights for the TDNN with 20 nodes in the hidden layer; and 2942, 6782, 11582 total
weights for the TDNN with 30 nodes in the hidden layer. Nodes in the hidden layer use a hyper-
bolic tangent activation function, while nodes in the output layer are affine. All of the weights
were initialized uniformly in the range [-1/φ, 1/φ], whereφ is the number of connections that
enter a node (fan in). The learning algorithm is a simple on-line gradient descent algorithm using










the same adaptive learning rate used for the Linear predictor. Since the training and prediction is
performed on-line, we make only one pass through the data. Many prediction interpretations
could be used; we found that best performance was achieved if the output neurons with the largest
values are selected as predictions. We tested using 1, 2, 3 or 4 output neurons with the highest val-
ues as prediction hints to the SSR controller. Tables 3, 4 and 5 show the percentage of faults elim-
inated for the parameters explored for the 2D relaxation algorithm, matrix multiply and FFT
respectively. The percentage of eliminated faults is the average of five simulations using different
seeds to initialize the weights, the variance is given in parenthesis. The best performance of the
TDNN is shown in the shadowed cells, plots portraying the system performance using these
parameter settings are depicted in Figures 5e, 6e, and 7e.
4 Results
In this section we discuss in detail the performance of the three prediction units tested for the
three applications implemented on our SMM model. In order to compare the performance of the
prediction units, for each application we plot the memory access pattern followed by fault plots.
First we show the characteristic access pattern of each of the applications in Figures 5a, 6a, and
7a. Then the network faults incurred for the non-predictive case (Figures 5b, 6b, and 7b) followed
by the network faults incurred by the system using the PUs (Figures 5c-e, 6c-e, and 7c-e).
4.1 2-D Relaxation
Figure 5a shows 8697 access vectors which depict the access behavior of the 2-D Relaxation
algorithm, the large discontinuity in the pattern is a no-memory-access period which is a charac-
teristic of the algorithm. The access patterns exhibit a stair-like behavior, where each stair discon-
tinuity reflects a change in the memory module access. For this access pattern the Markov
predictor (Table 1) performed the best of the three prediction units tested. The second order
Markov predictor shows improved performance over the first order only for the 1 prediction case.
In general, increasing the number of predictions used by the state sequence router enhanced per-
formance while increasing the size of the state sequence (k) does not for this particular applica-
tion. For the Linear predictor (Table 2), increasing the history or the number of predictions used
as hints does not enhance performance. On the other hand, increasingk helps increase the total
number of network faults eliminated. We tested many TDNN configurations (Table 3), the perfor-
mance of the TDNN in predicting this pattern relied heavily on the number of nodes in the hidden
layer. From Table 3, we can see that increasing the history used (tapped-delay line) does not
improve performance as much as increasing the size of the hidden layer. Using a largek is also
crucial in fault elimination for this pattern. Figure 5b plots the network faults incurred as impulses
for the non-predictive case. The other fault plots show the best performance of the on-line predic-
tors for the 2-D relaxation algorithm. The Markov predictor performs best for this pattern since
the total number of non-zero probabilities is small (three), and using the top three probabilities is
enough to predict almost perfectly and eliminate all faults (Figure 5c). The Linear predictor needs
a few more training iterations before its predictions start to greatly reduce the number of faults
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(Figure 5d). The TDNN with a hidden layer of 30 nodes and single node in each tapped delay line
produced its best result, shown in Figure 5e.
4.2 Matrix Multiply
The matrix multiply application exhibits a more complex pattern since each processor accesses
the memory modules in a less uniform fashion than the 2-D relaxation algorithm. Figure 6a shows
the 11561 vector access pattern. Since this application exhibits a complex access pattern the first
and second order Markov predictors cannot capture and predict the access pattern correctly.
Increasing the number of predictions ork does not enhance overall performance. The performance
of the Linear predictor (Table 2) is similar to that of the Markov predictor for this application.
Varying the history, ork, or the number of predictions does not improve performance. On the
other hand, the TDNN (Table 4) produces marginally better results. The TDNN performs best
with a hidden layer of 10 nodes, using 2 predictions and a largek. However, increasing the size of
the hidden layer hinders the performance of the TDNN. Figures 6b-e show the best performance
of all three prediction units for this access pattern. In this case, the Markov predictor performs
poorly since the probabilities are of equal values which increases the number of wrong predic-
tions. The linear predictor is not able to find a linear combination of the past accesses to predict
the next access well. However, the TDNN still achieves a moderate reduction in the number of
faults.
4.3 Fast Fourier Transform
The FFT application produces the memory access pattern shown in Figure 7a. The Markov pre-
dictor is capable of capturing and predicting this pattern thus eliminating almost all the faults
incurred by the state sequence router. The second order Markov captures the pattern of access
thus producing better results compared to the first order Markov. Increasing the number of predic-
tions used is essential for good performance while increasingk does not affect the percentage of
fault elimination for both the first and second order Markov predictors. The Linear predictor pro-
duces its best results when using the least history, the least number of predictions and ak of size 6
(see Table 2). Increasing the history used or the number of predictions does not boost perfor-
mance. The TDNN is capable of learning and predicting the access pattern of the FFT. As shown
in Table 5, a hidden layer consisting of 10 nodes provides better performance than the TDNN with
a larger hidden layer. A number of predictions of either 2 or 3 with ak of size 6 or 7 are needed for
good performance. Figures 7b-e show the best results from the shaded cells of tables 1, 2, and 5.
Since the FFT algorithm exhibits a simple access pattern, the Markov predictor is able to capture
the pattern and predict well using the top four predictions. The Linear predictor is capable of
eliminating some of the network faults. The TDNN (Table 5) performs better than the Linear pre-
dictor for this pattern but not better than the Markov.
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5 Summary and Conclusions
Completely connected interconnection networks (INs) are not feasible in large scale multiproces-
sor systems because of their high complexity and soaring cost. Accordingly, we utilize less expen-
sive reconfigurable interconnection networks that scale well but suffer from high overhead due to
control latency. Control latency is the time delay incurred by the network controller to determine
a new desired IN configuration and to physically establish the paths in the network. Each recon-
figuration request (network fault) is triggered when the current network configuration fails to sat-
isfy a processor’s memory access. These requests are performed on a demand driven basis.
However, memory access patterns of multiprocessor systems executing parallel scientific applica-
tions exhibit a lot of repetitiveness due to loops which are a characteristic of such applications.
Hence, in this work we study how three learning methods perform at learning and predicting these
access patterns on-line. Correct prediction of the access patterns allows anticipatory reconfigura-
tion of the IN and thereby satisfy the forthcoming memory accesses preventing a network fault.
Thus, the average control latencyL is hidden and consequently overall communication latency is
reduced.
The three on-line prediction methods tested are: a first and a second order Markov predictor; a lin-
ear prediction method; and a time delay neural network (TDNN). We train the prediction methods
using the access patterns of three parallel scientific applications: a 2D relaxation algorithm; a
matrix multiply; and a Fast Fourier Transform (FFT). The multiprocessor model used is an 8 pro-
cessor 32 memory module shared memory system with a state sequence router as the reconfig-
urable interconnection controller.
The experiments show that coupling state sequence routing with different types of on-line predic-
tion methods can decrease the number of memory access faults across different applications with
some methods being more effective than others. The best results of the prediction methods for the
access patterns tested are as follows. For the 2D relaxation algorithm the first order Markov pre-
dictor eliminates 95% of the faults; the Linear predictor prevents 95% of the faults; and the
TDNN removes 71% of the faults. While for the matrix multiply: the second order Markov pre-
dictor eliminates 6% of the faults; the linear predictor removes 1% of the faults; and the TDNN
prevents 30% of the network faults from taking place. Finally, using the access patterns of the
FFT: the second order Markov predictor prevents 95% of the network faults; the linear predictor
eliminates 34% of the faults; and the TDNN removes 45% of the network faults. As expected, dif-
ferent predictors perform best on different applications. From visual inspection of the access pat-
terns (shown in Figures 5a, 6a, 7a), one could say that the access patterns of different applications
vary in complexity from the 2-D relaxation being the most simple to the matrix multiply the most
complex. All prediction methods perform well on the applications with the simple access patterns.
On the other hand, for very complex patterns, the Markov and Linear prediction methods perform
very poorly and TDNN performs the best of the three.
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Given the multiprocessing environment, different applications exhibit very different patterns and
a technique that will predict well across patterns is more appealing than a technique that performs
best for specific patterns. Thus, we hypothesize that the TDNN has the best chance of adapting to
different memory access patterns from the variety of real applications. However, it could be feasi-
ble to use all prediction methods in a mixture of experts model [Jordan94] and use the best predic-
tor available.
Our future work will address more realistic simulation of the multiprocessor environment, such as
the effects of incorporating runtime delays due to memory and network contention in the memory
access patterns and how these prediction methods affect actual performance. We plan to test the
performance of different machine learning techniques and other prediction methods. Also, it
would be interesting to investigate the applicability of prediction techniques to the general prob-
lem of latency hiding at all levels of the memory hierarchy. Another open question is how will
these prediction methods be efficiently implemented in hardware and their results effectively
used. For example how and what is the effect of memory fault prediction in the actual speedup of
applications on multiprocessor?
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The percentage of faults eliminated by the Markov PU compared to the non-predictive case. This table
compares the performance of the first and second order Markov predictors while varying the number of
predictions used as hints to the SSR andk (the state sequence length). The positive values indicate elim-
ination of faults while the negative numbers are due to inserting incorrect predictions into the state
sequence.
Table 1:  Markov Predictor: Percentage of faults eliminated
Fixed Parameters 1st Order, 32 States 2nd Order, 1024 States
Number of Predictions 1 2 3 4 1 2 3 4
2D Relaxation
(k = 4)
0 93 96 94 35 93 96 96
2D Relaxation
(k = 5)
0 93 96 96 35 93 96 96
2D Relaxation
(k = 6)
0 93 96 96 35 93 96 96
2D Relaxation
(k = 7)
0 93 96 96 35 93 96 96
Matrix Multiply
(k = 4)
-6 -85 -75 -74 0 -3 4 4
Matrix Multiply
(k = 5)
0 -45 -74 -72 3 1 -18 6
Matrix Multiply
(k = 6)
0 3 -79 -71 3 -7 -60 -15
 Matrix Multiply
(k = 7)
0 3 -40 -76 3 5 -2 -55
FFT
(k = 4)
11 32 31 94 31 53 63 95
FFT
(k = 5)
11 43 53 94 31 53 74 95
FFT
(k = 6)
11 43 63 85 21 63 85 95
FFT
(k = 7)
14 27 54 94 42 63 85 95
The percentage of faults eliminated by the Linear PU compared to the non-predictive case. This table
compares the performance of the Linear predictor using different history values while varying the num-
ber of predictions used as hints to the SSR andk (the state sequence length). The positive values indicate
elimination of faults while the negative numbers are due to inserting incorrect predictions into the state
sequence.
Table 2:  Linear Predictor: Percentage of faults eliminated
Fixed Parameters 32 Inputs, 32 Outputs, Learning Rate = 0.01
Tapped Delay line 1 5 10
Number of Predictions 1 2 3 4 1 2 3 4 1 2 3 4
2D Relaxation
(k = 4)
93 93 91 91 88 71 67 59 50 18 -10 -28
2D Relaxation
(k = 5)
93 94 93 92 90 84 77 73 56 45 16 5
2D Relaxation
(k = 6)
93 95 94 94 90 89 82 79 58 61 35 21
2D Relaxation
(k = 7)
93 95 95 95 91 92 88 83 58 67 51 37
Matrix Multiply
(k = 4)
-9 -12 -13 -13 -3 -7 -7 -8 -8 -20 -21 -22
Matrix Multiply
(k = 5)
0 -2 -3 -3 -1 -4 -5 -5 -2 -10 -14 -14
Matrix Multiply
(k = 6)
0 0 -1 -1 0 -2 -3 -4 1 -5 -10 -10
Matrix Multiply
(k = 7)
0 0 0 0 0 0 -2 -3 1 0 -6 -7
FFT
(k = 4)
15 14 15 13 -1 -9 -8 -15 -4 -13 -11 -20
FFT
(k = 5)
28 24 24 24 3 -3 -5 -6 -1 -6 -7 -8
FFT
(k = 6)
34 33 32 32 6 2 -1 -2 1 0 -2 -6
FFT
(k = 7)
7 9 7 6 5 -2 -5 -8 -2 -6 -5 -10
The percentage of faults eliminated averaged over 5 simulation runs using different seeds to initialize the
weights of the TDNN. The variance is shown in parenthesis. This table compares the performance of the
TDNN predictor using different tapped delay line sizes and hidden layer sizes while varying the number
of predictions used as hints to the SSR andk (the state sequence length). The positive values indicate
elimination of faults while the negative numbers are due to inserting incorrect predictions into the state
sequence.
Table 3:  TDNN: Percentage of faults eliminated for the 2D Relaxation
Tapped Delay line 1 5 10
Number of Predictions 1 2 3 4 1 2 3 4 1 2 3 4
Hidden Layer 32 Inputs,10 Hidden, 32 Outputs
































































































Hidden Layer 32 Inputs,20 Hidden, 32 Outputs
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The percentage of faults eliminated averaged over 5 simulation runs using different seeds to initialize the
weights of the TDNN. The variance is shown in parenthesis. This table compares the performance of the
TDNN predictor using different tapped delay line sizes and hidden layer sizes while varying the number
of predictions used as hints to the SSR andk (the state sequence length). The positive values indicate
elimination of faults while the negative numbers are due to inserting incorrect predictions into the state
sequence.
Table 4:  TDNN: Percentage of faults eliminated for the Matrix Multiply
Tapped Delay line 1 5 10
Number of Predictions 1 2 3 4 1 2 3 4 1 2 3 4
Hidden Layer 32 Inputs,10 Hidden, 32 Outputs
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The percentage of faults eliminated averaged over 5 simulation runs using different seeds to initialize the
weights of the TDNN. The variance is shown in parenthesis. This table compares the performance of the
TDNN predictor using different tapped delay line sizes and hidden layer sizes while varying the number
of predictions used as hints to the SSR andk (the state sequence length). The positive values indicate
elimination of faults while the negative numbers are due to inserting incorrect predictions into the state
sequence.
Table 5:  TDNN: Percentage of faults eliminated for the FFT
Tapped Delay line 1 5 10
Number of Predictions 1 2 3 4 1 2 3 4 1 2 3 4
Hidden Layer 32 Inputs,10 Hidden, 32 Outputs
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Figure 1:  The three components of the end-to-end communication latency; control



















Figure 2:  An 8✕32 shared memory multiprocessor system employing the SSR paradigm as the IN












Figure 3:  Data encoding for the Markov predictor.
(for Processor Pi)
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Figure 5: (a) The memory access pattern of the 2-D relaxation algorithm for Processor P0. (b) The number of
network faults incurred without predictions. (c) Number of network faults using the Markov PU. (d)


















































































0 500000 1e+06 1.5e+06 2e+06
Figure 6: (a) The memory access pattern of the matrix multiply for Processor P0. (b) The number of network faults
incurred without predictions. (c) Number of network faults using the Markov PU. (d) Number of network faults
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Figure 7: (a) The memory access pattern of the FFT for Processor P5. (b) The number of network faults incurred
without predictions. (c) Number of network faults using the Markov PU. (d) Number of network faults using the
Linear PU. (e) Number of network faults using the TDNN PU.
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